Main Page   Hardware Class Hierarchy   Hardware API     Mapping Class Hierarchy  Mapping API 

OOMRM Hardware API Data Structures

Here are the data structures with brief descriptions:
bDI1A class for generic E/F port I/O to solve the oDCmotor/oSonar problem
bDO1A 1 bit I/O pin on the E/F ports
bGreenLEDAn object for controlling the on-board green LED
bLCDAllows operation of an Optrex DMC series LCD display
bRedLEDAn object for controlling the on-board red LED
oA2DAnalog to Digital converter on A2D port
oCameraStatic Base class to keep track of global camera information
oCameraC328COMedia C328 Color Camera Module
oCameraGBAn object to control a GameBoy Camera
oCompassDVControls a Devantech Electronic Compass
oDCmotorAn object to control a direct current (DC) motor using any standard H-bridges available (L293, L298, SN754410). The hardware configuration can either be sign magnitude, toggling enable pin sign magnitude enable tied high toggling either A or B channel, or locked antiphase
oDI2A 2 bit input on E/F port (pin1 is LSB)
oDI2_TPUA 2 bit input on TPU port
oDI3A 3 bit input on E/F port (pin1 is LSB)
oDI3_TPUA 3 bit input on TPU port (LSB,...,MSB)
oDI4A 4 bit input on E/F port (pin1 is LSB)
oDI4_TPUA 4 bit input on TPU port
oDO2_TPUA 2 bit output on TPU port
oEB500An eb500 Bluetooth device from Parallax
oEEPROM_SPISerial SPI EEPROM [UNDER DEVELOPEMENT]
oEncodedMotorAn object to control a simple encoder (oEncoder) attached to a DC motor (oDCmotor)
oEncoderAn encoder which counts transitions on two adjacent TPU channel(s). Supports both quadrature and single channel
oIRControls a Sharp GP2Y0A02YK, GP2D12, and GP2D120IR IR module
OOMRMROOT object for OOMRM class system
oProcessorA class (hardware layer) that defines attributes that are applicable to any generic processor. methods should be valid on any processor, although implementation my vary. Mostly the SIM module on 68332
oPTAA pulse time accummalator for the TPU port
oPWMA class implementing a pulse width modulator using the Queued output match (QOM) function of the TPU
oQSMA (hardware layer)Class for Queued Serial Module base
oScheduleA class for providing a mechanism for providing simple interrupts using the SIM periodic Interrupt Timer (PIT)
oSCIAn implementation of Serial Communications Interface (SCI) of the QSM module
oSharpGP2D12Controls a Sharp GP2D12 IR module
oSonarDVControls a Devantech SRF04 Ranger sonar module
oSPISerial Peripheral Interface implementation (SPI) [UNDER DEVELOPMENT]
oTimerA simple timer that tracks elapsed time in seconds
oTPUAn (hardware layer) object for accessing/updating the Time Processing Unit (TPU) registers
oTTSemicAn EMIC #36000 TTY text to speech unit
oUARTA class implementing a Univeral Asyncronous Receiver Transmitter via the UART TPU function
oVBRClass (hardware layer) that allows access to the VBR table
RX_SETTINGS_TThis defines the configuration for a receiver port

Generated on Mon Oct 8 19:32:44 2007 for OOMRM Hardware API by doxygen1.3