Main Page   Hardware Class Hierarchy   Hardware API     Mapping Class Hierarchy  Mapping API 

oA2D Class Reference

Analog to Digital converter on A2D port. More...

#include <oa2d.h>

Inheritance diagram for oA2D:

OOMRM oTPU oIR oSharpGP2D12

Public Member Functions

 oA2D (IOLINE channel)
 Default constructor specifying which pin on A2D port.

int value (void) const
 Digital value on channel.

void operate (bool b)
 True starts A2D; otherwise 0 on channel.


Static Public Member Functions

int TCR1 (void)
void TMCR (int iarb)
bool HSQR (int chan, int val)
 Configures the host sequence register.

bool HSRR (int chan, int val)
 Configures the host sequence request register.

bool CPR (int chan, int val)
 Configures the channel priority register (Ref. TPU Channel Utilization).

bool CIER (int chan, int cie)
 Configures the channel interrupt enable register.

int CISR (int chan)
 Returns the channel interrupt status register.

void CISR_clear (int chan)
 Clears the channel interrupt status register for the channel.

bool TICR (int cirl, int cibv)
 Configures the TPU interrupt configuration register.

int tpu_vector (IOLINE channel)
 Given a channel, returns the vector number to use for an interrupt.


Detailed Description

Analog to Digital converter on A2D port.

Operation

To avoid the problem with the 3 state latch, I simply read three times on the port. This is not an elegant solution if speed is critical, but it avoids the problem of reading another oA2D objects data. I can think of two other solutions:

Code

#include <oA2D.h>
int main()
{
oA2D a2d(0);
  a2d.operate(true);
  while (a2d.value() < 80)
  {
    // .. do something useful
  }
}


Member Function Documentation

bool CIER int  chan,
int  cie
[static, inherited]
 

Configures the channel interrupt enable register.

Parameters:
int: channel
int: 1 enables; 0 disables

bool CPR int  chan,
int  val
[static, inherited]
 

Configures the channel priority register (Ref. TPU Channel Utilization).

Parameters:
int: channel
int: priority

bool HSQR int  chan,
int  val
[static, inherited]
 

Configures the host sequence register.

Parameters:
int: channel
int dependent upon function (CFSR) selected

bool HSRR int  chan,
int  val
[static, inherited]
 

Configures the host sequence request register.

Parameters:
int: channel
int: dependend upon function

int TCR1 void   )  [static, inherited]
 

misnomer--should be TCR1 divisor--return number of clocks (PSCK,TCR1P modifications) Globally available object. Can be used in combination with TPU_REGISTER definition to say TPU_REGISTER->CFSR.BITS...

void TMCR int  iarb  )  [static, inherited]
 

was tpu_init Configures the channel function select register


The documentation for this class was generated from the following file:
Generated on Mon Oct 8 19:32:44 2007 for OOMRM Hardware API by doxygen1.3