#include <oencoder.h>
Public Member Functions | |
| oEncoder (IOLINE prim, uint8 subclass=0) | |
| compatible with old oEncoder object. | |
| oEncoder (bool quad, IOLINE prim, IOLINE sec, uint8 subclass=0) | |
| compatible with oEncoderQuadrature object. | |
| oEncoder (IOLINE prim, uint8 subclass=0) | |
| compatible with old oEncoder object. | |
| oEncoder (bool quad, IOLINE prim, IOLINE sec, uint8 subclass=0) | |
| compatible with oEncoderQuadrature object. | |
| bool | value (CHANNEL_TYPE c=PRIMARY_CHANNEL) const |
| Return value on channel. | |
| ENCODER_MODE_TYPE | mode (void) const |
| Return which mode operating in. | |
| void | set (word) |
| Sets the internal counter. | |
| void | reset (void) |
| set count to 0 | |
| void | operate (bool oper) |
| True activates the channel/transition counter; otherwise returns 0. | |
| void | priority (PRIORITY) |
| Sets the TPU channel execution priority (Ref. TPU Channel Utilization). Default LOW_PRIORITY. | |
Static Public Member Functions | |
| int | TCR1 (void) |
| void | TMCR (int iarb) |
| bool | HSQR (int chan, int val) |
| Configures the host sequence register. | |
| bool | HSRR (int chan, int val) |
| Configures the host sequence request register. | |
| bool | CPR (int chan, int val) |
| Configures the channel priority register (Ref. TPU Channel Utilization). | |
| bool | CIER (int chan, int cie) |
| Configures the channel interrupt enable register. | |
| int | CISR (int chan) |
| Returns the channel interrupt status register. | |
| void | CISR_clear (int chan) |
| Clears the channel interrupt status register for the channel. | |
| bool | TICR (int cirl, int cibv) |
| Configures the TPU interrupt configuration register. | |
| int | tpu_vector (IOLINE channel) |
| Given a channel, returns the vector number to use for an interrupt. | |
Friends | |
| class | oDI4_TPU |
| class | oDI3_TPU |
| class | oDI2_TPU |
|
||||||||||||
|
Configures the channel interrupt enable register.
|
|
||||||||||||
|
Configures the channel priority register (Ref. TPU Channel Utilization).
|
|
||||||||||||
|
Configures the host sequence register.
|
|
||||||||||||
|
Configures the host sequence request register.
|
|
|
misnomer--should be TCR1 divisor--return number of clocks (PSCK,TCR1P modifications) Globally available object. Can be used in combination with TPU_REGISTER definition to say TPU_REGISTER->CFSR.BITS... |
|
|
was tpu_init Configures the channel function select register |
1.3